



$$S1: A=B+C$$

$$S2: C=D+E$$

$$S3: F=G+E$$

$$S4: C=A+F$$

$$S5: M=G+C$$

$$S6: A=L+E$$

$$S7: A=E+A$$

(5)

12 a) Explain memory hierarchy. (3)

b) You are asked to perform capacity planning for a two-level memory system. The first level,  $M_1$ , is a cache with three capacity choices of 64 Kbytes, 128 Kbytes, and 256 Kbytes. The second level,  $M_2$ , is a main memory with a 4-Mbyte capacity. Let  $c_1$  and  $c_2$  be the cost per byte and  $t_1$  and  $t_2$  the access times for  $M_1$  and  $M_2$  respectively. Assume  $c_1=20c_2$  and  $t_2=10t_1$ . The cache hit ratios for the three capacities are assumed to be 0.7, 0.9 and 0.98 respectively.

(i) What is the average access time  $t_a$  in terms of  $t_1=20$  ns in the three cache designs? (Note that  $t_1$  is the time from CPU to  $M_1$  and  $t_2$  is that from CPU to  $M_2$ )

(ii) Express the average byte cost of the entire memory hierarchy if  $c_2=\$0.2/\text{Kbyte}$ . (6)

13 a) Explain SIMD machine model. (3)

b) Explain Superscalar architecture. Also explain pipelining in superscalar processors. (6)

### PART C

*Answer any two full questions, each carries 9 marks.*

14 a) Explain hot spot problem. (3)

b) Design an 8 input omega network using 2X2 switches as building blocks. Show the switch settings for the permutations  $\pi_1=(0,7,6,4,2)(1,3)(5)$ . Show the conflicts in switch settings, if any. Explain blocking and non-blocking networks in this context. (6)

15 a) Differentiate between linear and nonlinear pipeline processor. (3)

b) Consider the following pipeline reservation table:.

	1	2	3	4	5	6
S1	X					X
S2		X			X	
S3			X			
S4				X		
S5		X				X

- i) What are the forbidden latencies?
- ii) Draw the transition diagram.
- iii) List all the simple cycles and greedy cycles.
- iv) Determine the optimal constant latency cycle and minimal average latency (MAL)
- v) Let the pipeline clock period be  $\tau=20\text{ns}$ . Determine the throughput of the pipeline. (6)
- 16 a) Explain write- invalidate snoop protocol using write back policy. (4)
- b) Explain various message routing schemes used in message passing multi-computers. (5)

#### PART D

*Answer any two full questions, each carries 12 marks.*

- 17 a) Explain in detail the effect of branching and various branch handling strategies. (9)
- b) Explain the scoreboard scheme employed by the CDC 6600 processor. (3)
- 18 a) With a neat diagram explain the architecture of a multiple context processor model. (6)
- b) What are the problems of asynchrony and their solutions in massively parallel processors? (6)
- 19 a) Compare the design and performance of a superpipelined and superpipelined superscalar processors. (6)
- b) With a neat diagram explain the MIT/Motorola \*T prototype multithreaded architecture. (6)

\*\*\*\*\*